

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

(19)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) Publication number:

0 681 329 A2

B4

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: 94306731.4

(51) Int. Cl.⁶: **H01L 23/538**

(22) Date of filing: 14.09.94

(30) Priority: 01.05.94 IL 10949194

(43) Date of publication of application:
08.11.95 Bulletin 95/45(84) Designated Contracting States:
**AT BE CH DE DK ES FR GB GR IE IT LI LU MC
NL PT SE**(71) Applicant: **QUICK TECHNOLOGIES LTD.**
P.O. Box 2401,
Advanced Technology Center
Haifa 31000 (IL)(72) Inventor: **Yoeli, Uzi**
52 Albert Schweitzer Street
Haifa 34995 (IL)

Inventor: **Rotem, Eran**
18 Morad Hayasmin Street
Haifa 34762 (IL)
Inventor: **Janai, Meir**
12 Martin Buber Street
Haifa 34861 (IL)
Inventor: **Orbach, Zvi**
143A Derech Hayam
Haifa 34748 (IL)

(74) Representative: **Weston, Robert Dale et al**
c/o PHILLIPS & LEIGH
7 Staple Inn
High Holborn
London WC1V 7QF (GB)

(54) **A customizable logic array device.**

(57) A customizable logic array device including an array of identical multiple input, function selectable logic cells comprising a first conductive layer, application configurable interconnection apparatus selectably interconnecting the multiple input, function selectable logic cells, the application configurable interconnection apparatus comprising at least two conductive layers.




FIG. 1

FIELD OF THE INVENTION

The present invention relates generally to customizable logic array devices and more particularly to customizable devices including an array of identical multiple input, function selectable logic cells.

BACKGROUND OF THE INVENTION

Various customizable logic array devices are known in the patent literature. Applicant/assignee's U.S. Patents 4,924,287; 4,875,971; 4,933,738; 5,049,969; 5,260,597 and 5,111,273 describe apparatus and techniques that have found commercial acceptance. Other relevant prior art is referenced therein.

Various types of field-programmable gate arrays are known in the art. A review of the state of the art in field-programmable gate arrays appears in the Field-Programmable Gate Arrays, by Brown et al, Kluwer Academic Publishers, 1992.

The following U.S. Patents describe customizable devices including an array of multiple input, function selectable logic cells: 4,197,555; 4,240,094; 4,873,459; 4,910,417; 5,132,571; 5,172,014; 5,198,705 and 5,223,792.

SUMMARY OF THE INVENTION

The present invention seeks to provide a customizable logic array device including an array of identical multiple input, function selectable logic cells which has substantially improved performance as compared with the prior art.

There is thus provided in accordance with a preferred embodiment of the present invention a customizable logic array device including an array of identical multiple input, function selectable logic cells comprising a first conductive layer, application configurable interconnection apparatus selectively interconnecting the multiple input, function selectable logic cells, the application configurable interconnection apparatus comprising at least two conductive layers.

Preferably, the first conductive layer is non configurable.

In accordance with a preferred embodiment of the present invention, the first conductive layer is a metal layer.

Additionally in accordance with a preferred embodiment of the present invention there is provided a customizable logic array device including an array of multiple input, function selectable logic cells comprising a first conductive layer, application configurable interconnection apparatus selectively interconnecting the multiple input, function selectable logic cells, the application configurable interconnection apparatus comprising at least two conductive layers and having removable portions for customization.

Further in accordance with a preferred embodiment of the present invention there is provided a pre-customized, customizable logic array device including an array of multiple input, function selectable logic cells comprising a first conductive layer, application configurable interconnection apparatus selectively interconnecting the multiple input, function selectable logic cells, the application configurable interconnection apparatus comprising at least two conductive layers and having removable portions for customization, the application configurable interconnection apparatus interconnecting the logic cells so as to render the logic array inoperable until at least some of the removable portions are removed.

Preferably, the removable portions are located in overlapping relationship with the logic cells.

Additionally in accordance with a preferred embodiment of the present invention there is provided a pre-customized, customizable logic array device comprising an array of identical multiple input, function selectable logic cells comprising a first conductive layer, application configurable interconnection apparatus selectively interconnecting the multiple input, function selectable logic cells, said application configurable interconnection apparatus comprising at least two conductive layers, said application configurable interconnection apparatus interconnecting said logic cells so as to render the logic array inoperable until at least part of said application configurable interconnection apparatus is modified.

Preferably, in the pre-customized devices, the application configurable interconnection apparatus is operative to short ground and power until at least part of said application configurable interconnection apparatus is modified.

Preferably the interconnection apparatus comprises fixed vias.

In accordance with a preferred embodiment of the present invention, the logic cells comprise a plurality of logic elements, the logic elements comprising transistor gates.

In the apparatus described above, preferably at least one of the logic cells includes a first multiplexer having a first input, a second input, a first select input and a first multiplexer output and a second

multiplexer having a first input, a second input, a second select input, and a second multiplexer output, the first multiplexer including a first selector, responsive to the first select input for passing either the first input or the second input of the first multiplexer to the first multiplexer output and the second multiplexer including a second selector, responsive to the first multiplexer output for passing either the first input or the second input of the second multiplexer to second multiplexer output.

Additionally or alternatively, preferably at least one of the logic cells includes a first multiplexer having a first input, a second input, a first select input and a first multiplexer output and a second multiplexer having a first input, a second input, a second select input, and a second multiplexer output, a third multiplexer having a first input, a second input connected to the first multiplexer output, a third select input connected to the second multiplexer output and a third multiplexer output, the first multiplexer including a first selector, responsive to the first select input for passing either the first input or the second input of the first multiplexer to the first multiplexer output, the second multiplexer including a second selector, responsive to the first multiplexer output for passing either the first input or the second input of the second multiplexer to the second multiplexer output and the third multiplexer including a third selector, responsive to the second multiplexer output for passing either the first multiplexer input or the first multiplexer output to the third multiplexer output.

In accordance with a preferred embodiment of the present invention there is provided a universal logic cell including a first multiplexer having a first input, a second input, a first select input and a first multiplexer output and a second multiplexer having a first input, a second input, a second select input, and a second multiplexer output, the first multiplexer including a first selector, responsive to the first select input for passing either the first input or the second input of the first multiplexer to the first multiplexer output and the second multiplexer including a second selector, responsive to the first multiplexer output for passing either the first input or the second input of the second multiplexer to second multiplexer output.

Additionally in accordance with a preferred embodiment of the present invention there is provided a universal logic cell including a first multiplexer having a first input, a second input, a first select input and a first multiplexer output and a second multiplexer having a first input, a second input, a second select input, and a second multiplexer output, a third multiplexer having a first input, a second input connected to the first multiplexer output, a third select input connected to the second multiplexer output and a third multiplexer output, the first multiplexer including a first selector, responsive to the first select input for passing either the first input or the second input of the first multiplexer to the first multiplexer output, the second multiplexer including a second selector, responsive to the first multiplexer output for passing either the first input or the second input of the second multiplexer to the second multiplexer output and the third multiplexer including a third selector, responsive to the second multiplexer output for passing either the first multiplexer input or the first multiplexer output to the third multiplexer output.

In accordance with a preferred embodiment of the present invention there is provided a customizable logic array whose density is greater by an order of magnitude than that of prior art programmable logic devices produced for similar design rules. Notwithstanding its complexity, the logic array of the present invention is capable of being customized for a specific application within a few hours, utilizing standard photolithography or laser beam micromachining techniques.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be understood and appreciated more fully from the following detailed description, taken in conjunction with the drawings in which:

Fig. 1 is a simplified illustration of part of a customizable logic array device constructed and operative in accordance with a preferred embodiment of the present invention;

Fig. 2 is a schematic illustration of a preferred logic cell for use in the customizable logic array device of Fig. 1;

Figs. 3A and 3B are two examples of preferred function selectable logic cells for use in the customizable logic array device of Fig. 1;

Figs. 4A and 4B are two examples of preferred routing architectures useful in the customizable logic array device of Fig. 1 for use with the respective cells illustrated in Figs. 3A and 3B;

Fig. 5A is an illustration of the routing architecture shown in Fig. 4B wherein a selection of fuses is made; and

Fig. 5B is a schematic illustration of the resultant electronic functionality of the embodiment of Fig. 5A.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

Reference is now made to Fig. 1, which is a simplified illustration of part of a customizable logic array device constructed and operative in accordance with a preferred embodiment of the present invention.

As seen in Fig. 1, a multiplicity of unit logic cells 10 are defined by a metal I layer 11 on a silicon substrate. The unit logic cells are characterized in that they constitute multiple input, function selectable logic cells and are preferably, although not necessarily, all identical. Any suitable type of multiple input, function selectable logic cell may be used for this purpose. Various types of such logic cells are described in A Comparison of Universal-Logic-Module Realizations and Their Application in the Synthesis of Combinatorial and Sequential Logic Networks by X. Chen et al IEEE Transactions on Computers Vol C-31, No. 2, February 1982 pp. 140 ff as well as in the prior art documents mentioned hereinabove in the Background of the Invention. The disclosures of all of these documents are hereby incorporated herein by reference.

Coupled to various junctions in cells 10 by vias 12 is a Metal II layer 14, which in turn is connected by vias 16 to a Metal III layer 18. The metal II and metal III layers together constitute application configurable interconnection apparatus selectably interconnecting the multiple input, function selectable logic cells 10.

In accordance with a preferred embodiment of the invention the metal II and metal III layers 14 and 18 include a multiplicity of radiation selectable fuses 20. The term "fuse" is used throughout to refer to an electrically conductive link which is selectably breakable by local impingement of radiation having predetermined characteristics. Preferably the fuses 20 are breakable by laser radiation.

Techniques for laser breakage of fuses are described inter alia in applicant/assignee's U.S. Patents 4,924,287 and 5,111,273, the disclosures of which are hereby incorporated by reference.

Further in accordance with a preferred embodiment of the invention, the fuses 20 of layers 14 and 18 may be removed by a masking and etching technique wherein the fuses are coated by a radiation sensitive resist. Preferably the actinic radiation may be visible blue light. Alternatively, the following types of radiation inputs may be employed: UV, X-ray, electron beam and ion beam.

In the above-described technique, the fuses are coated by a radiation sensitive resist layer and the resist layer is locally exposed in a selective manner to select those fuses to be removed. After resist development, the exposed fuses are removed by chemical or reactive ion etching.

Techniques for breakage of fuses at both metal II and metal III layers with a single masking step are described in applicant/assignee's U.S. Patent 4,875,971, the disclosure of which is hereby incorporated by reference.

Reference is now made to Fig. 2, which schematically illustrates a preferred logic cell for use in the customizable logic array device of Fig. 1. The cell of Fig. 2 comprises four cells, an AND gate 112, first and second selectors 114 and 116 and a third selector 118. The AND gate and the first and second selector receive inputs 101, 102, 103, 104, 105, 106, 107 and 108 and are connected to the third selector 118 as shown. The third selector has an output port 109.

Numerous functions can be performed by the logic cell of Fig. 2, depending on the selection of the various inputs. Table 1 describes eight such functions:

TABLE 1

	INPUT SELECTION								FUNCTION DESCRIPTION AT OUTPUT PORT 109
	101	102	103	104	105	106	107	108	
1.	A	B	0	0	0	0	0	0	A . B
2.	A	B	0	0	0	1	0	C	A . B . C
3.	A	B	0	0	0	0	1	C	A . B . \overline{C}
4.	A	1	1	0	0	B	1	C	A + B + C
5.	A	B	A	1	B	C	0	0	A.B + A.C + B.C
6.	CLN	1	Z	D	E	0	CLN	PRN	LATCH WITH CLEAR & PRESET
7.	0	0	0	A	B	0	C	D	A . B . C . D
8.	B	C	C	0	B	1	0	A	(A \oplus B) . C

Reference is now made to Figs. 3A and 3B which are two examples of preferred architectures of logic cells useful in the customizable logic array device of Fig. 1. The logic cells are implemented in a CMOS structure with a layer 202 being the well, a layer 204 being the implant, a layer 206 being the poly gate layer, a layer 208 providing the contacts; a layer 210 being metal I and a layer 212 defining a plurality of

vias which connect the metal I layer to the upper interconnect layers.

Preferably neither the poly gate layer 206 nor the metal I layer 210 are customizable and the function of the logic cell is solely determined by selecting the inputs to the various vias defined by layer 212. Preferably, the poly gates have different sizes, optimized for their particular roles in the logic cells.

Reference is now made to Figs. 4A and 4B which are two examples of preferred routing architectures corresponding to the logic cells shown in Figs. 3A and 3B respectively.

The routing structure comprises two metal interconnect layers, namely metal II indicated by reference numeral 214 and metal III indicated by reference numeral 218. The metal II and metal III layers are generally arranged as mutually perpendicular arrays of strips which extend in mutually parallel planes. The metal II and metal III layers are connected to each other at selected locations by vias 216 and are connected to the logic cells therebelow by means of vias 212.

Rectangles 220 and 222 which are shown covering the fuses 224 and 226 of the metal II and metal III layers respectively indicate the areas to which radiation should be directed in order to break the fuses during customization of the array.

Reference is now made to Figs. 5A and 5B. Fig. 5A shows a specific case of the breakage of fuses which implements example No. 5 of Table 1 in the logic cell of Fig. 3B. The fuses 224 and 226 which are cut are marked by rectangles while all other fuses are unmarked. The inputs A, B and C are supplied through the metal II layer as shown and they are connected to the logic cell through vias indicated as A', B' and C'.

Fig. 5B is a schematic illustration of the embodiment of Fig. 2, performing the selected function No. 5 of Table 1, by virtue of being personalized as indicated in Fig. 5A. Preferably the device which comprises the function selectable logic cells and the customizable routing structure contains other electronic cells such as I/O cells, drivers and memory modules which are connected to the cells modules by the routing structure.

It will be appreciated by persons skilled in the art that the present invention is not limited by what has been particularly shown and described hereinabove. Rather the scope of the present invention is defined only by the claims which follow:

Claims

1. A customizable logic array device comprising:
 - an array of identical multiple input, function selectable logic cells comprising a first conductive layer;
 - application configurable interconnection apparatus selectably interconnecting the multiple input, function selectable logic cells, said application configurable interconnection apparatus comprising at least two conductive layers.
2. A customizable logic array device according to claim 1 and wherein said first conductive layer is non configurable.
3. A customizable logic array device according to claim 1 and wherein said first conductive layer is a metal layer.
4. A customizable logic array device according to claim 2 and wherein said first conductive layer is a metal layer.
5. A customizable logic array device comprising:
 - an array of multiple input, function selectable logic cells comprising a first conductive layer;
 - application configurable interconnection apparatus selectably interconnecting the multiple input, function selectable logic cells, said application configurable interconnection apparatus comprising at least two conductive layers and having removable portions for customization.
6. A pre-customized, customizable logic array device comprising:
 - an array of multiple input, function selectable logic cells comprising a first conductive layer;
 - application configurable interconnection apparatus selectably interconnecting the multiple input, function selectable logic cells, said application configurable interconnection apparatus comprising at least two conductive layers and having removable portions for customization, said application configurable interconnection apparatus interconnecting said logic cells so as to render the logic array inoperable until at least some of the removable portions are removed.

7. Apparatus according to claim 5 and wherein said removable portions are located in overlapping relationship with said logic cells.
8. Apparatus according to claim 6 and wherein said removable portions are located in overlapping relationship with said logic cells.
9. A pre-customized, customizable logic array device comprising:
 - an array of identical multiple input, function selectable logic cells comprising a first conductive layer;
 - application configurable interconnection apparatus selectably interconnecting the multiple input, function selectable logic cells, said application configurable interconnection apparatus comprising at least two conductive layers, said application configurable interconnection apparatus interconnecting said logic cells so as to render the logic array inoperable until at least part of said application configurable interconnection apparatus is modified.
10. Apparatus according to claim 5 and wherein the application configurable interconnection apparatus is operative to short ground and power until at least part of said application configurable interconnection apparatus is modified.
11. Apparatus according to claim 6 and wherein the application configurable interconnection apparatus is operative to short ground and power until at least part of said application configurable interconnection apparatus is modified.
12. Apparatus according to claim 5 and wherein said removable portions are removable by laser radiation.
13. Apparatus according to claim 5 and wherein said removable portions are removable by patterned irradiation of a radiation sensitive resist covering them, followed by lithography and etching.
14. Apparatus according to claim 5 and wherein said interconnection apparatus comprises fixed vias.
15. A customizable logic array device according to claim 1 and wherein said logic cells comprise a plurality of logic elements, said logic elements comprising transistor gates.
16. A universal logic cell including:
 - a first multiplexer having a first input, a second input, a first select input and a first multiplexer output; and
 - a second multiplexer having a first input, a second input, a second select input, and a second multiplexer output,
 - said first multiplexer including a first selector, responsive to said first select input for passing either said first input or said second input of said first multiplexer to said first multiplexer output; and
 - said second multiplexer including a second selector, responsive to said first multiplexer output for passing either said first input or said second input of said second multiplexer to second multiplexer output.
17. A universal logic cell including:
 - a first multiplexer having a first input, a second input, a first select input and a first multiplexer output; and
 - a second multiplexer having a first input, a second input, a second select input, and a second multiplexer output,
 - a third multiplexer having a first input, a second input connected to said first multiplexer output, a third select input connected to said second multiplexer output and a third multiplexer output,
 - said first multiplexer including a first selector, responsive to said first select input for passing either said first input or said second input of said first multiplexer to said first multiplexer output;
 - said second multiplexer including a second selector, responsive to said first multiplexer output for passing either said first input or said second input of said second multiplexer to said second multiplexer output; and
 - said third multiplexer including a third selector, responsive to said second multiplexer output for passing either said first input or said first multiplexer output to said third multiplexer output.

18. Apparatus according to claim 1 and wherein at least one of said logic cells includes:

a first multiplexer having a first input, a second input, a first select input and a first multiplexer output; and

a second multiplexer having a first input, a second input, a second select input, and a second multiplexer output,

said first multiplexer including a first selector, responsive to said first select input for passing either said first input or said second input of said first multiplexer to said first multiplexer output; and

said second multiplexer including a second selector, responsive to said first multiplexer output for passing either said first input or said second input of said second multiplexer to second multiplexer output.

19. Apparatus according to claim 1 and wherein at least one of said logic cells includes:

a first multiplexer having a first input, a second input, a first select input and a first multiplexer output; and

a second multiplexer having a first input, a second input, a second select input, and a second multiplexer output,

a third multiplexer having a first input, a second input connected to said first multiplexer output, a third select input connected to said second multiplexer output and a third multiplexer output,

said first multiplexer including a first selector, responsive to said first select input for passing either said first input or said second input of said first multiplexer to said first multiplexer output;

said second multiplexer including a second selector, responsive to said first multiplexer output for passing either said first input or said second input of said second multiplexer to said second multiplexer output; and

said third multiplexer including a third selector, responsive to said second multiplexer output for passing either said first input or said first multiplexer output to said third multiplexer output.




FIG. 1




FIG. 2




FIG. 5B




FIG. 3A





FIG. 3B







FIG. 4B





(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
13.11.1996 Bulletin 1996/46

(51) Int. Cl.⁶: H01L 23/538

(43) Date of publication A2:
08.11.1995 Bulletin 1995/45

(21) Application number: 94306731.4

(22) Date of filing: 14.09.1994

(84) Designated Contracting States:
AT BE CH DE DK ES FR GB GR IE IT LI LU MC NL
PT SE

(30) Priority: 01.05.1994 IL 10949194

(71) Applicant: QUICK TECHNOLOGIES LTD.
Haifa 31000 (IL)

(72) Inventors:
• Yoeli, Uzi
Haifa 34995 (IL)

• Rotem, Eran
Haifa 34762 (IL)
• Janai, Meir
Haifa 34861 (IL)
• Orbach, Zvi
Haifa 34748 (IL)

(74) Representative: Weston, Robert Dale et al
c/o PHILLIPS & LEIGH
7 Staple Inn
High Holborn
London WC1V 7QF (GB)

(54) A customizable logic array device

(57) A customizable logic array device including an array of identical multiple input, function selectable logic cells comprising a first conductive layer, application configurable interconnection apparatus selectively intercon-

necting the multiple input, function selectable logic cells, the application configurable interconnection apparatus comprising at least two conductive layers.




FIG. 1



DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X	EP-A-0 210 397 (IBM) 4 February 1987 * page 6, column 10, line 19 - page 7, column 12, line 33; claims 1-7; figures 5A-9 *	1,2,5,7	H01L23/538
X	--- PATENT ABSTRACTS OF JAPAN vol. 014, no. 344 (E-0955), 25 July 1990 & JP-A-02 116165 (NEC CORP), 27 April 1990, * abstract *	1,5	
A	--- EP-A-0 408 060 (HITACHI LTD) 16 January 1991 * page 8, column 14, line 48 - page 9, column 16, line 6; claim 1; figures 4A,10A-11A *		
A	--- WO-A-93 12582 (KNIGHTS TECHNOLOGY INC) 24 June 1993 * page 11, line 16 - page 12, line 3; claims 14,15; figures 2,10,17B-C * * page 14, line 21 - page 14, line 17 *	16-19	
			TECHNICAL FIELDS SEARCHED (Int.Cl.6)
			H01L
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 19 September 1996	Examiner Fransen, L
CATEGORY OF CITED DOCUMENTS			
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons ----- & : member of the same patent family, corresponding document	

EPO FORM 1503 03.82 (P04C01)